https://aa223.tistory.com 2026-11-07T20:42:56+09:00 1.0 https://aa223.tistory.com/category https://aa223.tistory.com/category/%EC%84%A4%EA%B3%84%EA%B3%B5%EB%B6%80 https://aa223.tistory.com/category/%EC%84%A4%EA%B3%84%EA%B3%B5%EB%B6%80/Full%20Custom%20IC%20One%20Chip%20Design https://aa223.tistory.com/category/%EC%84%A4%EA%B3%84%EA%B3%B5%EB%B6%80/Advance%20Verliog https://aa223.tistory.com/category/PROJECT https://aa223.tistory.com/category/%EC%84%A4%EA%B3%84%EA%B3%B5%EB%B6%80/Verilog https://aa223.tistory.com/category/%EC%84%A4%EA%B3%84%EA%B3%B5%EB%B6%80/%EC%A0%84%EC%9E%90%ED%9A%8C%EB%A1%9C https://aa223.tistory.com/category/%EC%84%A4%EA%B3%84%EA%B3%B5%EB%B6%80/C%EC%96%B8%EC%96%B4%28C%2B%2B%29 https://aa223.tistory.com/category/%EC%84%A4%EA%B3%84%EA%B3%B5%EB%B6%80/SoC https://aa223.tistory.com/category/%EC%84%A4%EA%B3%84%EA%B3%B5%EB%B6%80/VIVADO https://aa223.tistory.com/category/%EC%84%A4%EA%B3%84%EA%B3%B5%EB%B6%80/ISSP_SIGNALTAP https://aa223.tistory.com/category/%EC%84%A4%EA%B3%84%EA%B3%B5%EB%B6%80/STM32 https://aa223.tistory.com/tag https://aa223.tistory.com/guestbook https://aa223.tistory.com/entry/Altera-Quartus-ModelSim-Setup 2025-09-15T16:26:23+09:00 https://aa223.tistory.com/entry/verilog-multcontrolMealy%EC%99%80-Moore-%EA%B2%B0%ED%95%A9-%EB%B0%A9%EC%8B%9D%EC%9D%98-FSM 2024-05-15T03:45:08+09:00 https://aa223.tistory.com/entry/verilog-counter 2024-05-12T02:32:41+09:00 https://aa223.tistory.com/entry/verilog-reg16bitclear%EB%82%B4%EC%9A%A9 2024-05-12T01:39:25+09:00 https://aa223.tistory.com/entry/verilog-7segment 2024-05-07T02:52:35+09:00 https://aa223.tistory.com/entry/verilog-shifter%EC%A4%91%EC%9A%94 2024-05-06T19:41:22+09:00 https://aa223.tistory.com/entry/verilog-mux4 2024-05-06T18:52:54+09:00 https://aa223.tistory.com/entry/verilog-mult4x4 2024-05-06T18:40:11+09:00 https://aa223.tistory.com/entry/verliog-adder 2024-05-06T18:17:17+09:00 https://aa223.tistory.com/entry/AMBA-BUS 2024-04-14T02:09:36+09:00 https://aa223.tistory.com/entry/CDCClock-Domain-Crossing 2024-04-14T01:43:31+09:00 https://aa223.tistory.com/entry/clock-gating 2024-04-10T18:13:38+09:00 https://aa223.tistory.com/entry/PROJECT-UART-protocol%EC%9D%84-%EC%9D%B4%EC%9A%A9%ED%95%9C-%EA%B5%AC%ED%98%84 2024-04-10T18:03:24+09:00 https://aa223.tistory.com/entry/System-Verilog 2024-05-02T03:22:47+09:00 https://aa223.tistory.com/entry/STM32-6-UltraSonic 2024-01-16T11:19:45+09:00 https://aa223.tistory.com/entry/STM32-5-StopWatchUltraSonic 2024-01-13T17:03:24+09:00 https://aa223.tistory.com/entry/STM32-4 2024-01-13T17:03:02+09:00 https://aa223.tistory.com/entry/STM32-3 2024-02-06T17:25:26+09:00 https://aa223.tistory.com/entry/STM32-2 2024-02-06T14:54:13+09:00 https://aa223.tistory.com/entry/STM32-1 2024-01-08T20:38:19+09:00 https://aa223.tistory.com/entry/ISSP-SIGNALTAP 2024-01-04T13:52:58+09:00 https://aa223.tistory.com/entry/PROJECT-16-bit-RISC-simple-CPU 2024-04-04T02:12:52+09:00 https://aa223.tistory.com/entry/%E3%85%87%E3%85%87%E3%85%87 2024-01-04T11:42:59+09:00 https://aa223.tistory.com/entry/%E3%84%B9%E3%84%B9 2024-01-04T10:54:33+09:00 https://aa223.tistory.com/entry/Digital-Logic-Enhanced-Processor-Add-Instruction-memory-load-and-storeHEX 2024-01-02T17:28:49+09:00 https://aa223.tistory.com/entry/Digital-Logic-Enhanced-Processor-Add-Instruction-memory-load-and-store 2024-01-04T11:46:26+09:00 https://aa223.tistory.com/entry/Verilog-HDL-LEDFSMMoore-Mearly 2023-12-27T11:03:00+09:00 https://aa223.tistory.com/entry/Verilog-HDL-%EB%B3%B4%EC%B6%A9%ED%95%99%EC%8A%B537segment 2023-12-27T11:04:42+09:00 https://aa223.tistory.com/entry/FULL-CHIP-CUSTOM-ONE-CHIP-DESIGN-13Full-Custom-IC-One-Chip-Design%EC%99%84%EB%A3%8C 2023-12-21T19:34:13+09:00 https://aa223.tistory.com/entry/Advanced-Veilog-1 2023-12-27T11:04:09+09:00 https://aa223.tistory.com/entry/Nios2-C-LanguageBitmap 2023-12-27T11:09:25+09:00 https://aa223.tistory.com/entry/visual-stdio-2019-14%EB%8B%A8%EC%9B%90-%EC%98%88%EC%A0%9C%ED%92%80%EC%9D%B4-%EB%8B%A4-%EC%B0%A8%EC%9B%90-%EB%B0%B0%EC%97%B4-%ED%8F%AC%EC%9D%B8%ED%84%B0 2023-10-16T16:49:54+09:00 https://aa223.tistory.com/entry/visual-stdio-2019-10%EB%8B%A8%EC%9B%90-%EC%98%88%EC%A0%9C%ED%92%80%EC%9D%B4-%EB%B0%B0%EC%97%B4 2023-10-16T16:22:56+09:00 https://aa223.tistory.com/entry/SoC-Nios%E2%85%A1DE1-SoC-6-RTL-%EC%84%A4%EA%B3%84 2023-11-24T17:21:02+09:00 https://aa223.tistory.com/entry/SoC-Nios%E2%85%A1DE1-SoC-5-RTL-%EC%84%A4%EA%B3%84 2024-01-02T00:50:37+09:00 https://aa223.tistory.com/entry/SoC-Nios%E2%85%A1DE1-SoC-4-RTL-%EC%84%A4%EA%B3%84 2023-11-24T17:18:57+09:00 https://aa223.tistory.com/entry/SoC-Nios%E2%85%A1DE1-SoC-3-RTL-%EC%84%A4%EA%B3%84 2023-12-21T20:03:20+09:00 https://aa223.tistory.com/entry/%EC%A0%84%EC%9E%90%ED%9A%8C%EB%A1%9C-%ED%95%B4%EC%84%9D-%EB%B0%8F-%EC%84%A4%EA%B3%84-14Ultrasonic-distance-measurement 2023-10-16T21:36:32+09:00 https://aa223.tistory.com/entry/visual-stdio-2019-9%EB%8B%A8%EC%9B%90-%EC%98%88%EC%A0%9C%ED%92%80%EC%9D%B4-%ED%8F%AC%EC%9D%B8%ED%84%B0 2023-09-22T17:05:43+09:00 https://aa223.tistory.com/entry/visual-stdio-2019-8%EB%8B%A8%EC%9B%90-%EC%98%88%EC%A0%9C%ED%92%80%EC%9D%B4-%EB%B0%B0%EC%97%B4 2023-09-22T14:23:17+09:00 https://aa223.tistory.com/entry/%EC%A0%84%EC%9E%90%ED%9A%8C%EB%A1%9C-%ED%95%B4%EC%84%9D-%EB%B0%8F-%EC%84%A4%EA%B3%84-13SinglePower 2023-12-13T18:32:32+09:00 https://aa223.tistory.com/entry/%EC%A0%84%EC%9E%90%ED%9A%8C%EB%A1%9C-%ED%95%B4%EC%84%9D-%EB%B0%8F-%EC%84%A4%EA%B3%84-13Project1-OPAMP 2023-09-19T15:49:46+09:00 https://aa223.tistory.com/entry/%EC%A0%84%EC%9E%90%ED%9A%8C%EB%A1%9C-%ED%95%B4%EC%84%9D-%EB%B0%8F-%EC%84%A4%EA%B3%84-12MOSFET 2023-09-18T18:39:31+09:00 https://aa223.tistory.com/entry/Verilog-HDL-%EB%B3%B4%EC%B6%A9%ED%95%99%EC%8A%B517segment-decoder 2023-12-27T11:05:14+09:00 https://aa223.tistory.com/entry/Verilog-HDL-%EB%B3%B4%EC%B6%A9%ED%95%99%EC%8A%B5 2023-12-27T11:02:25+09:00 https://aa223.tistory.com/entry/visual-stdio-2019-7%EB%8B%A8%EC%9B%90-%EC%98%88%EC%A0%9C%ED%92%80%EC%9D%B4 2023-09-15T16:46:13+09:00 https://aa223.tistory.com/entry/visual-stdio-2019-6%EB%8B%A8%EC%9B%90-%EC%98%88%EC%A0%9C%ED%92%80%EC%9D%B4 2023-09-15T16:21:09+09:00 https://aa223.tistory.com/entry/visual-stdio-2019-5%EB%8B%A8%EC%9B%90-%EC%98%88%EC%A0%9C%ED%92%80%EC%9D%B4 2023-09-15T14:11:46+09:00 https://aa223.tistory.com/entry/visual-stdio-2019-%EC%98%88%EC%A0%9C%ED%92%80%EC%9D%B4 2023-09-15T13:26:33+09:00 https://aa223.tistory.com/entry/%EC%A0%84%EC%9E%90%ED%9A%8C%EB%A1%9C-%ED%95%B4%EC%84%9D-%EB%B0%8F-%EC%84%A4%EA%B3%84-11MOSFET 2023-09-17T19:08:22+09:00 https://aa223.tistory.com/entry/%EC%A0%84%EC%9E%90%ED%9A%8C%EB%A1%9C-%ED%95%B4%EC%84%9D-%EB%B0%8F-%EC%84%A4%EA%B3%84-10BJT-%EA%B8%B0%EB%B0%98-inverter 2023-09-14T14:26:49+09:00 https://aa223.tistory.com/entry/%EC%A0%84%EC%9E%90%ED%9A%8C%EB%A1%9C-%ED%95%B4%EC%84%9D-%EB%B0%8F-%EC%84%A4%EA%B3%84-9 2023-09-14T13:39:42+09:00 https://aa223.tistory.com/entry/%EC%A0%84%EC%9E%90%ED%9A%8C%EB%A1%9C-%ED%95%B4%EC%84%9D-%EB%B0%8F-%EC%84%A4%EA%B3%84-8 2023-09-18T11:07:08+09:00 https://aa223.tistory.com/entry/%EC%A0%84%EC%9E%90%ED%9A%8C%EB%A1%9C-%ED%95%B4%EC%84%9D-%EB%B0%8F-%EC%84%A4%EA%B3%84-7 2023-09-13T09:07:27+09:00 https://aa223.tistory.com/entry/%EC%A0%84%EC%9E%90%ED%9A%8C%EB%A1%9C-%ED%95%B4%EC%84%9D-%EB%B0%8F-%EC%84%A4%EA%B3%84-6 2023-09-13T08:57:05+09:00 https://aa223.tistory.com/entry/SoC-Nios%E2%85%A1DE1-SoC-1 2023-10-18T21:30:54+09:00 https://aa223.tistory.com/entry/SoC-Nios%E2%85%A1DE1-SoC 2023-09-08T14:27:11+09:00 https://aa223.tistory.com/entry/%EC%A0%84%EC%9E%90%ED%9A%8C%EB%A1%9C-%ED%95%B4%EC%84%9D-%EB%B0%8F-%EC%84%A4%EA%B3%84-5 2023-09-13T09:08:35+09:00 https://aa223.tistory.com/entry/ddddddddddddd 2023-09-14T13:41:37+09:00 https://aa223.tistory.com/entry/%EC%A0%84%EC%9E%90%ED%9A%8C%EB%A1%9C-%ED%95%B4%EC%84%9D-%EB%B0%8F-%EC%84%A4%EA%B3%84-2-1 2023-09-13T13:07:33+09:00 https://aa223.tistory.com/entry/%EC%A0%84%EC%9E%90%ED%9A%8C%EB%A1%9C-%ED%95%B4%EC%84%9D-%EB%B0%8F-%EC%84%A4%EA%B3%84-2 2023-09-13T13:05:10+09:00 https://aa223.tistory.com/entry/%EC%A0%84%EC%9E%90%ED%9A%8C%EB%A1%9C-%ED%95%B4%EC%84%9D-%EB%B0%8F-%EC%84%A4%EA%B3%84-1 2023-09-13T13:03:44+09:00 https://aa223.tistory.com/entry/FULL-CHIP-CUSTOM-ONE-CHIP-DEGINE-12ANALOGCIRCUIT-COMMONSOURCEAMPLIFIER-DIFFERENTIALAMPLIFIER 2023-12-13T18:07:28+09:00 https://aa223.tistory.com/entry/FULL-CHIP-CUSTOM-ONE-CHIP-DEGINE-114BITADDER-4BITADDERSUBTRACTOR 2023-12-13T18:09:15+09:00 https://aa223.tistory.com/entry/FULL-CHIP-CUSTOM-ONE-CHIP-DEGING-10HALFADDER-FULLADDER 2023-12-13T18:06:59+09:00 https://aa223.tistory.com/entry/FULL-CHIP-CUSTOM-ONE-CHIP-DEGING-9XORLOGIC 2023-12-13T18:10:16+09:00 https://aa223.tistory.com/entry/FULL-CHIP-CUSTOM-ONE-CHIP-DEGING-816X1MUX-LOGIC-SWITCH 2023-12-13T18:10:30+09:00 https://aa223.tistory.com/entry/FULL-CHIP-CUSTOM-ONE-CHIP-DEGING-781MUX-LOGIC-SWITCH 2023-12-13T18:14:04+09:00 https://aa223.tistory.com/entry/FULL-CHIP-CUSTOM-ONE-CHIP-DEGING-641MUX-LOGIC-SWITCH 2023-12-13T18:13:49+09:00 https://aa223.tistory.com/entry/FULL-CHIP-CUSTOM-ONE-CHIP-DEGING-521MUX-LOGIC-SWITCH 2023-12-13T18:13:05+09:00 https://aa223.tistory.com/entry/FULL-CHIP-CUSTOM-ONE-CHIP-DEGING-53-4NAND-NOR-LAYOUT 2023-12-13T18:13:33+09:00 https://aa223.tistory.com/entry/FULL-CHIP-CUSTOM-ONE-CHIP-DEGING-42NAND-2NOR-LAYOUT 2023-12-13T18:13:17+09:00 https://aa223.tistory.com/entry/FULL-CHIP-CUSTOM-ONE-CHIP-DEGING-32NAND 2023-12-13T18:12:38+09:00 https://aa223.tistory.com/entry/FULL-CHIP-CUSTOM-ONE-CHIP-DEGING-2SCHEMATIC-STICK-DIAGRAM 2023-12-13T18:12:52+09:00 https://aa223.tistory.com/entry/%EB%8C%80%ED%95%9C%EC%83%81%EA%B3%B5%ED%9A%8C%EC%9D%98%EC%86%8C-harman-semiconductor-%EC%84%A4%EA%B3%84-4%EA%B8%B0-Day-1 2023-12-13T18:06:07+09:00 https://aa223.tistory.com/entry/%EB%8C%80%ED%95%9C%EC%83%81%EA%B3%B5%ED%9A%8C%EC%9D%98%EC%86%8C-harman-semiconductor-%EC%84%A4%EA%B3%84-4%EA%B8%B0-Day-0 2023-12-13T18:14:43+09:00 https://aa223.tistory.com/entry/%ED%95%98%EB%A7%8C-%ED%94%84%EB%A1%9C%EC%A0%9D%ED%8A%B8-4%EA%B8%B0-%ED%95%A9%EA%B2%A9 2023-09-07T21:59:58+09:00